GaN is an attractive material for high-power electronics due to its wide bandgap and large breakdown field. Verticalgeometry devices are of interest due to their high blocking voltage and small form factor. One challenge for realizing complex vertical devices is the regrowth of low-leakage-current p-n junctions within selectively defined regions of the wafer. Presently, regrown p-n junctions exhibit higher leakage current than continuously grown p-n junctions, possibly due to impurity incorporation at the regrowth interfaces, which consist of c-plane and non-basal planes. Here, we study the interfacial impurity incorporation induced by various growth interruptions and regrowth conditions on m-plane p-n junctions on free-standing GaN substrates. The following interruption types were investigated: (1) sample in the main MOCVD chamber for 10 min, (2) sample in the MOCVD load lock for 10 min, (3) sample outside the MOCVD for 10 min, and (4) sample outside the MOCVD for one week. Regrowth after the interruptions was performed on two different samples under n-GaN and p-GaN growth conditions, respectively. Secondary ion mass spectrometry (SIMS) analysis indicated interfacial silicon spikes with concentrations ranging from 5e16 cm -3 to 2e18 cm -3 for the n-GaN growth conditions and 2e16 cm -3 to 5e18 cm -3 for the p-GaN growth conditions. Oxygen spikes with concentrations ~1e17 cm -3
INTRODUCTION
Gallium nitride (GaN) has received increasing interest as a successor to silicon (Si) for high-power electronic devices due to its much larger critical electric field and wider bandgap [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] 18] . GaN possesses a wide bandgap, 3.4 eV, that is three times larger than that of silicon, simultaneously granting it a large critical electric field allowing for sustaining high breakdown voltages and low specific on-resistances [1] . GaN is estimated to possess a critical field in the range of 3.3 − 3.9 MV/cm, making it well-suited for high-voltage applications [1] [2] [3] [4] 7, 8, 18] . The wide bandgap of GaN would also allow it to operate at higher temperatures than silicon without the intrinsic carrier concentration overwhelming the extrinsic carrier concentration. Vertical structures are the preferred geometry for power devices due to their ability to achieve high blocking voltages through an extended vertical growth while retaining compact lateral areas on the wafer surface [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] 18] . Further, vertical devices can also have their current handling improved by being designed with larger areas on the wafer surface [8] . Recent studies in vertical GaN p-n diodes have affirmed the capability of GaN to attain high breakdown voltages beyond 4kV [7] and electric fields approaching the critical electric field limit of GaN [1] [2] [3] [4] 7, 8] . Recently, other groups have demonstrated vertical GaN transistors with breakdown voltages greater than 1.0kV [9, 10] . The full implementation of GaN in complex vertical power electronics requires high-performance embedded p-n junctions for devices such as junction field effect transistors (JFETs) [11] or current aperture vertical electron transistors (CAVETs) [12] . One research group has proposed designs for vertical channel JFETs (VC-VJFET) and lateral channel JFETs (LC-VJFET), each with 11-μm-thick drift regions, that were simulated to achieve breakdown voltages of 1260 V and 1310 V implementati SiC MOSFE regrowth. Pre junctions [18] . were achieve (MOCVD) g fabricating a potential sou interfaces. T occupying ni during epitax origins extern While silicon regrowth inte (HEMTs) [19] .
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METHODOLOGY

Induction of interfacial impurities
Two samples were grown for the experiment on the induction of interfacial impurities. Both samples were grown by MOCVD on m-plane freestanding GaN substrates produced by the Mitsubishi Chemical Corporation (MCC). The first sample, hereafter referred to as 1.A, was grown under conditions suitable for n-type gallium nitride (n-GaN) growth, but without intentional doping of the layer. These conditions included a growth rate of 0.5 μm/h, N flow of 3710 sccm, NH flow of 2100 sccm, pressure of 500 Torr, temperature of 970°C, and V/III ratio of 7020. No SiH was flowed into the chamber. The second sample, hereafter referred to as 1.B, was grown under p-type gallium nitride (p-GaN) growth conditions, but without intentional doping of the layer. These conditions included a growth rate of 0.8 μm/h, H flow of 3500 sccm, NH flow rate of 2000 sccm, pressure of 205 Torr, temperature of 835°C. No Bis(cyclopentadienyl)-magnesium (Cp 2 Mg) was flowed into the chamber. The purpose of these two samples was to study the potential difference in impurity incorporation between the two growth conditions. In each sample, four periodic growth interruptions were performed after approximately 750 nanometers of growth between each interruption. During the first interruption (1), the sample was kept in the main MOCVD growth chamber for 10 minutes. During the second interruption (2), the sample was brought into the load lock of the MOCVD chamber for 10 minutes. During the third interruption (3), the sample was brought outside the MOCVD chamber for 10 minutes. During the fourth interruption (4), the sample was kept outside the MOCVD chamber for one week in a nitrogen box. SIMS profile analysis was used to measure the concentration of carbon, oxygen, and silicon impurities as they vary throughout the depth of each sample. The results of the SIMS analysis are discussed in subsection 3.1.
Effect of interfacial impurities on p-n diodes
Three samples of p-n junctions were grown and fabricated into arrays of multiple p-n diodes with p-contact diameters of 150 μm, 250 μm, 350 μm, and 450 μm. The epitaxial growth structure and design of the p-n diodes are detailed in Fig.  2 . All of the samples possessed untreated surfaces. The epitaxial layers forming the p-n junctions were grown using MOCVD on m-plane freestanding GaN substrates produced by the Mitsubishi Chemical Corporation (MCC). The growth chamber used was a VEECO MOCVD turbo disc reactor. TMGa was used as the precursor source for gallium while ammonia (NH ) was the precursor for nitrogen. Silane (SiH ) was used as the precursor for silicon as an n-type dopant for intentionally doped n-GaN regions. Cp 2 Mg was used as the source for magnesium for p-type doping. The growth began with 2 of n-GaN with doping concentration of 6 × 10 cm to serve as a buffer layer to reduce possible defects and damage that may originate from the substrate. An n++ layer with thickness of 250 nm and silicon concentration of 5 × 10 cm was grown on the n-GaN layer. The drift layer was grown to be 5.0 thick with unintentional doping. The electron concentrations were estimated by capacitance-voltage (C-V) measurements performed at 10 kHz which are shown in Fig. 5(a) . Prior C-V measurements on similar samples have shown lower electron concentrations of approximately 6 × 10 cm , suggesting that stray capacitances in the C-V measurements of these samples have yielded concentrations that are higher than their true value and cannot be taken as the absolute electron concentrations. However, the C-V measurements show a trend in which the sample having undergone an interrupted growth displays a similar electron concentration to the continuously-grown sample while the sample possessing a regrown p-GaN layer displays a large carrier spike. Each of the three separate samples were grown with various interruption conditions performed between the growth of the unintentionally doped (UID) drift region and the pGaN layer to introduce impurities of varying severity into the p-n junction. Sample 2.A underwent a continuous growth in which no interruptions were performed. The growth of sample 2.B experienced an interruption during which the sample was kept in the main chamber for 10 minutes before regrowth of the p-GaN layer. The growth of sample 2.C was interrupted for 1 week during which the sample was removed from the growth chamber and kept in a nitrogen box. After each of the growth interruptions, upon the drift layer was grown a p-GaN layer 400 nm thick and with magnesium concentration of 3 × 10
. The growth structure was capped with a p++ layer of 10 nm to function as a contact layer.
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